{"id":229359,"date":"2024-10-19T14:55:15","date_gmt":"2024-10-19T14:55:15","guid":{"rendered":"https:\/\/pdfstandards.shop\/product\/uncategorized\/bs-en-iec-62680-1-22018\/"},"modified":"2024-10-25T09:03:47","modified_gmt":"2024-10-25T09:03:47","slug":"bs-en-iec-62680-1-22018","status":"publish","type":"product","link":"https:\/\/pdfstandards.shop\/product\/publishers\/bsi\/bs-en-iec-62680-1-22018\/","title":{"rendered":"BS EN IEC 62680-1-2:2018"},"content":{"rendered":"

IEC 62680-1-2:2018 defines a power delivery system covering all elements of a USB system including: Hosts, Devices, Hubs, Chargers and cable assemblies. This specification describes the architecture, protocols, power supply behavior, connectors and cabling necessary for managing power delivery over USB at up to 100W. This specification is intended to be fully compatible and extend the existing USB infrastructure. It is intended that this specification will allow system OEMs, power supply and peripheral developers adequate flexibility for product versatility and market differentiation without losing backwards compatibility. This third edition cancels and replaces the second edition published in 2017 and constitutes a technical revision. It is also identified as Version 1.1 + ECNs through 12 June 2017. Markup includes ECNs through 12-June-2017: – Add VPD Product Type – Specification Revision Interoperability – VCONN_Swap Clarification – Chapter 7 Source and Sink Behavior – Battery Numbering – Chunking Clarification – FR_Swap State Operation – GoodCRC Specification Revision – Slew Rate Exception for Source<\/p>\n

PDF Catalog<\/h4>\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n
PDF Pages<\/th>\nPDF Title<\/th>\n<\/tr>\n
2<\/td>\nundefined <\/td>\n<\/tr>\n
5<\/td>\nFOREWORD <\/td>\n<\/tr>\n
7<\/td>\nINTRODUCTION <\/td>\n<\/tr>\n
9<\/td>\nEditors
Contributors <\/td>\n<\/tr>\n
17<\/td>\nRevision History <\/td>\n<\/tr>\n
18<\/td>\nINTELLECTUAL PROPERTY DISCLAIMER <\/td>\n<\/tr>\n
19<\/td>\nCONTENTS <\/td>\n<\/tr>\n
39<\/td>\n1 Introduction
1.1 Overview <\/td>\n<\/tr>\n
40<\/td>\n1.2 Purpose
1.3 Scope
1.4 Conventions
1.4.1 Precedence <\/td>\n<\/tr>\n
41<\/td>\n1.4.2 Keywords <\/td>\n<\/tr>\n
42<\/td>\n1.4.3 Numbering
1.5 Related Documents <\/td>\n<\/tr>\n
43<\/td>\n1.6 Terms and Abbreviations
Tables
Table 1-1 Terms and Abbreviations <\/td>\n<\/tr>\n
50<\/td>\n1.7 Parameter Values <\/td>\n<\/tr>\n
51<\/td>\n1.8 Changes From Revision 2.0
1.9 Compatibility with Revision 2.0
2 Overview
2.1 Introduction <\/td>\n<\/tr>\n
53<\/td>\n2.2 Section Overview <\/td>\n<\/tr>\n
54<\/td>\n2.3 Revision 2.0 Changes and Compatibility
2.3.1 Changes From Revision 2.0
2.3.2 Compatibility with Revision 2.0 <\/td>\n<\/tr>\n
55<\/td>\n2.4 USB Power Delivery Capable Devices
Figures
Figure 2-1 Logical Structure of USB Power Delivery Capable Devices <\/td>\n<\/tr>\n
56<\/td>\n2.5 SOP* Communication
2.5.1 Introduction
2.5.2 SOP* Collision Avoidance
2.5.3 SOP Communication
2.5.4 SOP\u2019\/SOP\u2019\u2019 Communication with Cable Plugs <\/td>\n<\/tr>\n
57<\/td>\nFigure 2-2 Example SOP\u2019 Communication between Vconn Source and Cable Plug(s) <\/td>\n<\/tr>\n
58<\/td>\n2.6 Operational Overview
2.6.1 Source Operation <\/td>\n<\/tr>\n
61<\/td>\n2.6.2 Sink Operation <\/td>\n<\/tr>\n
63<\/td>\n2.6.3 Cable Plugs <\/td>\n<\/tr>\n
64<\/td>\n2.7 Architectural Overview
Figure 2-3 USB Power Delivery Communications Stack <\/td>\n<\/tr>\n
65<\/td>\nFigure 2-4 USB Power Delivery Communication Over USB <\/td>\n<\/tr>\n
66<\/td>\n2.7.1 Policy
Figure 2-5 High Level Architecture View <\/td>\n<\/tr>\n
67<\/td>\n2.7.2 Message Formation and Transmission
2.7.3 Collision Avoidance <\/td>\n<\/tr>\n
68<\/td>\n2.7.4 Power supply
2.7.5 DFP\/UFP
2.7.6 Vconn Source <\/td>\n<\/tr>\n
69<\/td>\n2.7.7 Cable and Connectors
2.7.8 Interactions between Non-PD, BC and PD devices
2.7.9 Power Rules
3 USB Type-A and USB Type-B Cable Assemblies and Connectors
4 Electrical Requirements
4.1 Interoperability with other USB Specifications
4.2 Dead Battery Detection \/ Unpowered Port Detection <\/td>\n<\/tr>\n
70<\/td>\n4.3 Cable IR Ground Drop (IR Drop)
4.4 Cable Type Detection <\/td>\n<\/tr>\n
71<\/td>\n5 Physical Layer
5.1 Physical Layer Overview
5.2 Physical Layer Functions <\/td>\n<\/tr>\n
72<\/td>\n5.3 Symbol Encoding
Table 5-1 4b5b Symbol Encoding Table <\/td>\n<\/tr>\n
73<\/td>\n5.4 Ordered Sets
Figure 5-1 Interpretation of ordered sets
Table 5-2 Ordered Sets
Table 5-3 Validation of Ordered Sets <\/td>\n<\/tr>\n
74<\/td>\n5.5 Transmitted Bit Ordering
Figure 5-2 Transmit Order for Various Sizes of Data
Table 5-4 Data Size <\/td>\n<\/tr>\n
75<\/td>\n5.6 Packet Format
5.6.1 Packet Framing
Figure 5-3 USB Power Delivery Packet Format
Table 5-5 SOP ordered set <\/td>\n<\/tr>\n
76<\/td>\nTable 5-6 SOP\u2019 ordered set
Table 5-7 SOP\u2019\u2019 ordered set <\/td>\n<\/tr>\n
77<\/td>\n5.6.2 CRC
Table 5-8 SOP\u2019_Debug ordered set
Table 5-9 SOP\u2019\u2019_Debug ordered set <\/td>\n<\/tr>\n
78<\/td>\nFigure 5-4 CRC 32 generation
Table 5-10 CRC-32 Mapping <\/td>\n<\/tr>\n
79<\/td>\n5.6.3 Packet Detection Errors
5.6.4 Hard Reset
Table 5-11 Hard Reset ordered set <\/td>\n<\/tr>\n
80<\/td>\n5.6.5 Cable Reset
Figure 5-5 Line format of Hard Reset
Table 5-12 Cable Reset ordered set <\/td>\n<\/tr>\n
81<\/td>\n5.7 Collision Avoidance
5.8 Biphase Mark Coding (BMC) Signaling Scheme
Figure 5-6 Line format of Cable Reset
Table 5-13 Rp values used for Collision Avoidance <\/td>\n<\/tr>\n
82<\/td>\n5.8.1 Encoding and signaling
Figure 5-7 BMC Example
Figure 5-8 BMC Transmitter Block Diagram <\/td>\n<\/tr>\n
83<\/td>\nFigure 5-9 BMC Receiver Block Diagram
Figure 5-10 BMC Encoded Start of Preamble <\/td>\n<\/tr>\n
84<\/td>\nFigure 5-11 Transmitting or Receiving BMC Encoded Frame Terminated by Zero with High-to-Low Last Transition <\/td>\n<\/tr>\n
85<\/td>\nFigure 5-12 Transmitting or Receiving BMC Encoded Frame Terminated by One with High-to-Low Last Transition <\/td>\n<\/tr>\n
86<\/td>\nFigure 5-13 Transmitting or Receiving BMC Encoded Frame Terminated by Zero with Low to High Last Transition <\/td>\n<\/tr>\n
87<\/td>\n5.8.2 Transmit and Receive Masks
Figure 5-14 Transmitting or Receiving BMC Encoded Frame Terminated by One with Low to High Last Transition
Figure 5-15 BMC Tx \u2018ONE\u2019 Mask <\/td>\n<\/tr>\n
88<\/td>\nFigure 5-16 BMC Tx \u2018ZERO\u2019 Mask
Table 5-14 BMC Tx Mask Definition, X Values
Table 5-15 BMC Tx Mask Definition, Y Values <\/td>\n<\/tr>\n
90<\/td>\nFigure 5-17 BMC Rx \u2018ONE\u2019 Mask when Sourcing Power <\/td>\n<\/tr>\n
91<\/td>\nFigure 5-18 BMC Rx \u2018ZERO\u2019 Mask when Sourcing Power
Figure 5-19 BMC Rx \u2018ONE\u2019 Mask when Power neutral <\/td>\n<\/tr>\n
92<\/td>\nFigure 5-20 BMC Rx \u2018ZERO\u2019 Mask when Power neutral
Figure 5-21 BMC Rx \u2018ONE\u2019 Mask when Sinking Power <\/td>\n<\/tr>\n
93<\/td>\nFigure 5-22 BMC Rx \u2018ZERO\u2019 Mask when Sinking Power
Table 5-16 BMC Rx Mask Definition <\/td>\n<\/tr>\n
94<\/td>\n5.8.3 Transmitter Load Model
Figure 5-23 Transmitter Load Model for BMC Tx from a Source
Figure 5-24 Transmitter Load Model for BMC Tx from a Sink <\/td>\n<\/tr>\n
95<\/td>\n5.8.4 BMC Common specifications
5.8.5 BMC Transmitter Specifications
Table 5-17 BMC Common Normative Requirements
Table 5-18 BMC Transmitter Normative Requirements <\/td>\n<\/tr>\n
96<\/td>\nFigure 5-25 Transmitter diagram illustrating zDriver <\/td>\n<\/tr>\n
97<\/td>\nFigure 5-26 Inter-Frame Gap Timings <\/td>\n<\/tr>\n
98<\/td>\n5.8.6 BMC Receiver Specifications
Table 5-19 BMC Receiver Normative Requirements <\/td>\n<\/tr>\n
99<\/td>\nFigure 5-27 Example Multi-Drop Configuration showing two DRPs <\/td>\n<\/tr>\n
100<\/td>\nFigure 5-28 Example Multi-Drop Configuration showing a DFP and UFP <\/td>\n<\/tr>\n
101<\/td>\n5.9 Built in Self-Test (BIST)
5.9.1 BIST Carrier Mode
5.9.2 BIST Test Data
Figure 5-29 Test Data Frame <\/td>\n<\/tr>\n
102<\/td>\n6 Protocol Layer
6.1 Overview
6.2 Messages
6.2.1 Message Construction <\/td>\n<\/tr>\n
103<\/td>\nFigure 6-1 USB Power Delivery Packet Format including Control Message Payload
Figure 6-2 USB Power Delivery Packet Format including Data Message Payload <\/td>\n<\/tr>\n
104<\/td>\nFigure 6-3 USB Power Delivery Packet Format including an Extended Message Header and Payload
Table 6-1 Message Header <\/td>\n<\/tr>\n
107<\/td>\nTable 6-2 Revision Interoperability during an Explicit Contract <\/td>\n<\/tr>\n
108<\/td>\nTable 6-3 Extended Message Header <\/td>\n<\/tr>\n
110<\/td>\nFigure 6-4 Example Security_Request sequence Unchunked (Chunked bit = 0)
Table 6-4 Use of Unchunked Message Supported bit <\/td>\n<\/tr>\n
111<\/td>\nFigure 6-5 Example byte transmission for Security_Request Message of Data Size 7 (Chunked bit is set to 0)
Figure 6-6 Example byte transmission for Security_Response Message of Data Size 7 (Chunked bit is set to 0) <\/td>\n<\/tr>\n
112<\/td>\nFigure 6-7 Example Security_Request sequence Chunked (Chunked bit = 1) <\/td>\n<\/tr>\n
113<\/td>\nFigure 6-8 Example Security_Request Message of Data Size 7 (Chunked bit set to 1)
Figure 6-9 Example Chunk 0 of Security_Response Message of Data Size 30 (Chunked bit set to 1) <\/td>\n<\/tr>\n
114<\/td>\n6.3 Control Message
Figure 6-10 Example byte transmission for a Security_Request Message Chunk request (Chunked bit is set to 1)
Figure 6-11 Example Chunk 1 of Security_Response Message of Data Size 30 (Chunked bit set to 1)
Table 6-5 Control Message Types <\/td>\n<\/tr>\n
115<\/td>\n6.3.1 GoodCRC Message
6.3.2 GotoMin Message <\/td>\n<\/tr>\n
116<\/td>\n6.3.3 Accept Message
6.3.4 Reject Message <\/td>\n<\/tr>\n
117<\/td>\n6.3.5 Ping Message
6.3.6 PS_RDY Message
6.3.7 Get_Source_Cap Message
6.3.8 Get_Sink_Cap Message
6.3.9 DR_Swap Message <\/td>\n<\/tr>\n
118<\/td>\n6.3.10 PR_Swap Message
6.3.11 VCONN_Swap Message <\/td>\n<\/tr>\n
119<\/td>\n6.3.12 Wait Message <\/td>\n<\/tr>\n
120<\/td>\n6.3.13 Soft Reset Message <\/td>\n<\/tr>\n
121<\/td>\n6.3.14 Not_Supported Message
6.3.15 Get_Source_Cap_Extended Message
6.3.16 Get_Status Message
6.3.17 FR_Swap Message <\/td>\n<\/tr>\n
122<\/td>\n6.3.18 Get_PPS_Status
6.3.19 Get_Country_Codes
6.4 Data Message <\/td>\n<\/tr>\n
123<\/td>\n6.4.1 Capabilities Message
Figure 6-12 Example Capabilities Message with 2 Power Data Objects
Table 6-6 Data Message Types <\/td>\n<\/tr>\n
124<\/td>\nTable 6-7 Power Data Object
Table 6-8 Augmented Power Data Object <\/td>\n<\/tr>\n
126<\/td>\nTable 6-9 Fixed Supply PDO – Source <\/td>\n<\/tr>\n
128<\/td>\nTable 6-10 Fixed Power Source Peak Current Capability <\/td>\n<\/tr>\n
129<\/td>\nTable 6-11 Variable Supply (non-Battery) PDO – Source
Table 6-12 Battery Supply PDO – Source <\/td>\n<\/tr>\n
130<\/td>\nTable 6-13 Programmable Power Supply APDO – Source
Table 6-14 Fixed Supply PDO – Sink <\/td>\n<\/tr>\n
132<\/td>\nTable 6-15 Variable Supply (non-Battery) PDO – Sink
Table 6-16 Battery Supply PDO – Sink <\/td>\n<\/tr>\n
133<\/td>\n6.4.2 Request Message
Table 6-17 Programmable Power Supply APDO – Sink
Table 6-18 Fixed and Variable Request Data Object
Table 6-19 Fixed and Variable Request Data Object with GiveBack Support <\/td>\n<\/tr>\n
134<\/td>\nTable 6-20 Battery Request Data Object <\/td>\n<\/tr>\n
135<\/td>\nTable 6-21 Battery Request Data Object with GiveBack Support
Table 6-22 Programmable Request Data Object <\/td>\n<\/tr>\n
138<\/td>\n6.4.3 BIST Message
Figure 6-13 BIST Message <\/td>\n<\/tr>\n
139<\/td>\n6.4.4 Vendor Defined Message
Table 6-23 BIST Data Object <\/td>\n<\/tr>\n
140<\/td>\nFigure 6-14 Vendor Defined Message <\/td>\n<\/tr>\n
141<\/td>\nTable 6-24 Unstructured VDM Header
Table 6-25 Structured VDM Header <\/td>\n<\/tr>\n
142<\/td>\nTable 6-26 Structured VDM Commands <\/td>\n<\/tr>\n
143<\/td>\nTable 6-27 SVID Values <\/td>\n<\/tr>\n
145<\/td>\nTable 6-28 Commands and Responses <\/td>\n<\/tr>\n
146<\/td>\nFigure 6-15 Discover Identity Command response
Table 6-29 ID Header VDO <\/td>\n<\/tr>\n
147<\/td>\nTable 6-30 Product Types (UFP)
Table 6-31 Product Types (Cable Plug) <\/td>\n<\/tr>\n
148<\/td>\nTable 6-32 Product Types (DFP)
Table 6-33 Cert Stat VDO
Table 6-34 Product VDO <\/td>\n<\/tr>\n
149<\/td>\nTable 6-35 Passive Cable VDO <\/td>\n<\/tr>\n
151<\/td>\nTable 6-36 Active Cable VDO <\/td>\n<\/tr>\n
153<\/td>\nTable 6-37 AMA VDO <\/td>\n<\/tr>\n
154<\/td>\nTable 6-38 VPD VDO <\/td>\n<\/tr>\n
156<\/td>\nFigure 6-16 Example Discover SVIDs response with 3 SVIDs
Figure 6-17 Example Discover SVIDs response with 4 SVIDs
Figure 6-18 Example Discover SVIDs response with 12 SVIDs followed by an empty response
Table 6-39 Discover SVIDs Responder VDO <\/td>\n<\/tr>\n
157<\/td>\nFigure 6-19 Example Discover Modes response for a given SVID with 3 Modes <\/td>\n<\/tr>\n
158<\/td>\nFigure 6-20 Successful Enter Mode sequence <\/td>\n<\/tr>\n
159<\/td>\nFigure 6-21 Enter Mode sequence Interrupted by Source Capabilities and then Re-run <\/td>\n<\/tr>\n
160<\/td>\nFigure 6-22 Unsuccessful Enter Mode sequence due to NAK <\/td>\n<\/tr>\n
161<\/td>\nFigure 6-23 Exit Mode sequence <\/td>\n<\/tr>\n
162<\/td>\nFigure 6-24 Attention Command request\/response sequence
Figure 6-25 Command request\/response sequence <\/td>\n<\/tr>\n
164<\/td>\nFigure 6-26 Enter\/Exit Mode Process <\/td>\n<\/tr>\n
165<\/td>\n6.4.5 Battery_Status Message
Figure 6-27 Battery_Status Message
Table 6-40 Battery Status Data Object (BSDO) <\/td>\n<\/tr>\n
166<\/td>\n6.4.6 Alert Message
Figure 6-28 Alert Message
Table 6-41 Alert Data Object <\/td>\n<\/tr>\n
168<\/td>\n6.4.7 Get_Country_Info Message
6.5 Extended Message
Figure 6-29 Get_Country_Info Message
Table 6-42 Country Code Data Object
Table 6-43 Extended Message Types <\/td>\n<\/tr>\n
169<\/td>\n6.5.1 Source_Capabilities_Extended Message
Figure 6-30 Source_Capabilities_Extended Message
Table 6-44 Source Capabilities Extended Data Block (SCEDB) <\/td>\n<\/tr>\n
173<\/td>\n6.5.2 Status Message <\/td>\n<\/tr>\n
174<\/td>\nFigure 6-31 Status Message
Table 6-45 Status Data Block (SDB) <\/td>\n<\/tr>\n
176<\/td>\n6.5.3 Get_Battery_Cap Message
6.5.4 Get_Battery_Status Message
6.5.5 Battery_Capabilities Message
Figure 6-32 Get_Battery_Cap Message
Figure 6-33 Get_Battery_Status Message
Table 6-46 Get Battery Cap Data Block (GBCDB)
Table 6-47 Get Battery Status Data Block (GBSDB) <\/td>\n<\/tr>\n
177<\/td>\n6.5.6 Get_Manufacturer_Info Message
Figure 6-34 Battery_Capabilities Message
Table 6-48 Battery Capability Data Block (BCDB) <\/td>\n<\/tr>\n
178<\/td>\n6.5.7 Manufacturer_Info Message
Figure 6-35 Get_Manufacturer_Info Message
Figure 6-36 Manufacturer_Info Message
Table 6-49 Get Manufacturer Info Data Block (GMIDB)
Table 6-50 Manufacturer Info Data Block (MIDB) <\/td>\n<\/tr>\n
179<\/td>\n6.5.8 Security Messages <\/td>\n<\/tr>\n
180<\/td>\n6.5.9 Firmware Update Messages
Figure 6-37 Security_Request Message
Figure 6-38 Security_Response Message
Figure 6-39 Firmware_Update_Request Message <\/td>\n<\/tr>\n
181<\/td>\n6.5.10 PPS_Status Message
Figure 6-40 Firmware_Update_Response Message
Figure 6-41 PPS_Status Message
Table 6-51 PPS Status Data Block (PPSSDB) <\/td>\n<\/tr>\n
182<\/td>\n6.5.11 Country_Codes Message
6.5.12 Country_Info Message
Figure 6-42 Country_Codes Message
Table 6-52 Country Codes Data Block (CCDB) <\/td>\n<\/tr>\n
183<\/td>\n6.6 Timers
6.6.1 CRCReceiveTimer
6.6.2 SenderResponseTimer
Figure 6-43 Country_Info Message
Table 6-53 Country Info Data Block (CIDB) <\/td>\n<\/tr>\n
184<\/td>\n6.6.3 Capability Timers
6.6.4 Wait Timers and Times <\/td>\n<\/tr>\n
185<\/td>\n6.6.5 Power Supply Timers <\/td>\n<\/tr>\n
187<\/td>\n6.6.6 NoResponseTimer
6.6.7 BIST Timers
6.6.8 Power Role Swap Timers <\/td>\n<\/tr>\n
188<\/td>\n6.6.9 Soft Reset Timers
6.6.10 Hard Reset Timers
6.6.11 Structured VDM Timers <\/td>\n<\/tr>\n
190<\/td>\n6.6.12 Vconn Timers
6.6.13 tCableMessage
6.6.14 DiscoverIdentityTimer
6.6.15 Collision Avoidance Timers <\/td>\n<\/tr>\n
191<\/td>\n6.6.16 tFRSwapInit
6.6.17 Chunking Timers <\/td>\n<\/tr>\n
192<\/td>\n6.6.18 Programmable Power Supply Timers
6.6.19 Time Values and Timers <\/td>\n<\/tr>\n
193<\/td>\nTable 6-54 Time Values <\/td>\n<\/tr>\n
194<\/td>\nTable 6-55 Timers <\/td>\n<\/tr>\n
196<\/td>\n6.7 Counters
6.7.1 MessageID Counter
6.7.2 Retry Counter <\/td>\n<\/tr>\n
197<\/td>\n6.7.3 Hard Reset Counter
6.7.4 Capabilities Counter
6.7.5 Discover Identity Counter
6.7.6 VDMBusyCounter
6.7.7 Counter Values and Counters
Table 6-56 Counter parameters <\/td>\n<\/tr>\n
198<\/td>\n6.8 Reset
6.8.1 Soft Reset and Protocol Error
Table 6-57 Counters <\/td>\n<\/tr>\n
199<\/td>\nTable 6-58 Response to an incoming Message (except VDM)
Table 6-59 Response to an incoming VDM <\/td>\n<\/tr>\n
200<\/td>\n6.8.2 Hard Reset
6.8.3 Cable Reset <\/td>\n<\/tr>\n
201<\/td>\n6.9 Collision Avoidance
6.10 Message Discarding
Table 6-60 Message discarding <\/td>\n<\/tr>\n
202<\/td>\n6.11 State behavior
6.11.1 Introduction to state diagrams used in Chapter 6
6.11.2 State Operation
Figure 6-44 Outline of States
Figure 6-45 References to states <\/td>\n<\/tr>\n
203<\/td>\nFigure 6-46 Chunking architecture Showing Message and Control Flow <\/td>\n<\/tr>\n
205<\/td>\nFigure 6-47 Chunked Rx State Diagram <\/td>\n<\/tr>\n
208<\/td>\nFigure 6-48 Chunked Tx State Diagram <\/td>\n<\/tr>\n
211<\/td>\nFigure 6-49 Chunked Message Router State Diagram <\/td>\n<\/tr>\n
213<\/td>\nFigure 6-50 Common Protocol Layer Message transmission State Diagram <\/td>\n<\/tr>\n
216<\/td>\nFigure 6-51 Source Protocol Layer Message transmission State Diagram <\/td>\n<\/tr>\n
218<\/td>\nFigure 6-52 Sink Protocol Layer Message transmission State Diagram <\/td>\n<\/tr>\n
219<\/td>\nFigure 6-53 Protocol layer Message reception <\/td>\n<\/tr>\n
221<\/td>\nFigure 6-54 Hard\/Cable Reset <\/td>\n<\/tr>\n
224<\/td>\n6.11.3 List of Protocol Layer States
Table 6-61 Protocol Layer States <\/td>\n<\/tr>\n
226<\/td>\n6.12 Message Applicability <\/td>\n<\/tr>\n
227<\/td>\n6.12.1 Applicability of Control Messages
Table 6-62 Applicability of Control Messages <\/td>\n<\/tr>\n
228<\/td>\n6.12.2 Applicability of Data Messages
Table 6-63 Applicability of Data Messages <\/td>\n<\/tr>\n
229<\/td>\n6.12.3 Applicability of Extended Messages
Table 6-64 Applicability of Extended Messages <\/td>\n<\/tr>\n
230<\/td>\n6.12.4 Applicability of Structured VDM Commands
6.12.5 Applicability of Reset Signaling
Table 6-65 Applicability of Structured VDM Commands <\/td>\n<\/tr>\n
231<\/td>\n6.12.6 Applicability of Fast Role Swap signal
6.13 Value Parameters
Table 6-66 Applicability of Reset Signaling
Table 6-67 Applicability of Fast Role Swap signal
Table 6-68 Value Parameters <\/td>\n<\/tr>\n
232<\/td>\n7 Power Supply
7.1 Source Requirements
7.1.1 Behavioral Aspects
7.1.2 Source Bulk Capacitance
7.1.3 Types of Sources
Figure 7-1 Placement of Source Bulk Capacitance <\/td>\n<\/tr>\n
233<\/td>\n7.1.4 Source Transitions
Figure 7-2 Transition Envelope for Positive Voltage Transitions <\/td>\n<\/tr>\n
234<\/td>\nFigure 7-3 Transition Envelope for Negative Voltage Transitions <\/td>\n<\/tr>\n
235<\/td>\nFigure 7-4 PPS Positive Voltage Transitions <\/td>\n<\/tr>\n
236<\/td>\nFigure 7-5 PPS Negative Voltage Transitions
Figure 7-6 Expected PPS Ripple Relative to an LSB <\/td>\n<\/tr>\n
237<\/td>\n7.1.5 Response to Hard Resets
Figure 7-7 PPS Programmable Voltage and Foldback <\/td>\n<\/tr>\n
238<\/td>\n7.1.6 Changing the Output Power Capability
7.1.7 Robust Source Operation
Figure 7-8 Source VBUS and Vconn Response to Hard Reset <\/td>\n<\/tr>\n
239<\/td>\n7.1.8 Output Voltage Tolerance and Range <\/td>\n<\/tr>\n
240<\/td>\nFigure 7-9 Application of vSrcNew and vSrcValid limits after tSrcReady <\/td>\n<\/tr>\n
241<\/td>\n7.1.9 Charging and Discharging the Bulk Capacitance on VBUS
7.1.10 Swap Standby for Sources
7.1.11 Source Peak Current Operation <\/td>\n<\/tr>\n
242<\/td>\n7.1.12 Source Capabilities Extended Parameters
Figure 7-10 Source Peak Current Overload <\/td>\n<\/tr>\n
243<\/td>\nFigure 7-11 Holdup Time Measurement <\/td>\n<\/tr>\n
244<\/td>\n7.1.13 Fast Role Swap
Figure 7-12 VBUS Power during Fast Role Swap <\/td>\n<\/tr>\n
245<\/td>\n7.1.14 Non-application of VBUS Slew Rate Limits
7.2 Sink Requirements
7.2.1 Behavioral Aspects
Figure 7-13 VBUS detection and timing during Fast Role Swap <\/td>\n<\/tr>\n
246<\/td>\n7.2.2 Sink Bulk Capacitance
7.2.3 Sink Standby
Figure 7-14 Placement of Sink Bulk Capacitance <\/td>\n<\/tr>\n
247<\/td>\n7.2.4 Suspend Power Consumption
7.2.5 Zero Negotiated Current
7.2.6 Transient Load Behavior
7.2.7 Swap Standby for Sinks
7.2.8 Sink Peak Current Operation
7.2.9 Robust Sink Operation <\/td>\n<\/tr>\n
249<\/td>\n7.2.10 Fast Role Swap <\/td>\n<\/tr>\n
250<\/td>\n7.3 Transitions <\/td>\n<\/tr>\n
251<\/td>\n7.3.1 Increasing the Current
Figure 7-15 Transition Diagram for Increasing the Current <\/td>\n<\/tr>\n
252<\/td>\nTable 7-1 Sequence Description for Increasing the Current <\/td>\n<\/tr>\n
253<\/td>\n7.3.2 Increasing the Voltage
Figure 7-16 Transition Diagram for Increasing the Voltage <\/td>\n<\/tr>\n
254<\/td>\nTable 7-2 Sequence Description for Increasing the Voltage <\/td>\n<\/tr>\n
255<\/td>\n7.3.3 Increasing the Voltage and Current
Figure 7-17 Transition Diagram for Increasing the Voltage and Current <\/td>\n<\/tr>\n
256<\/td>\nTable 7-3 Sequence Diagram for Increasing the Voltage and Current <\/td>\n<\/tr>\n
257<\/td>\n7.3.4 Increasing the Voltage and Decreasing the Current
Figure 7-18 Transition Diagram for Increasing the Voltage and Decreasing the Current <\/td>\n<\/tr>\n
258<\/td>\nTable 7-4 Sequence Description for Increasing the Voltage and Decreasing the Current <\/td>\n<\/tr>\n
259<\/td>\n7.3.5 Decreasing the Voltage and Increasing the Current
Figure 7-19 Transition Diagram for Decreasing the Voltage and Increasing the Current <\/td>\n<\/tr>\n
260<\/td>\nTable 7-5 Sequence Description for Decreasing the Voltage and Increasing the Current <\/td>\n<\/tr>\n
261<\/td>\n7.3.6 Decreasing the Current
Figure 7-20 Transition Diagram for Decreasing the Current <\/td>\n<\/tr>\n
262<\/td>\nTable 7-6 Sequence Description for Decreasing the Current <\/td>\n<\/tr>\n
263<\/td>\n7.3.7 Decreasing the Voltage
Figure 7-21 Transition Diagram for Decreasing the Voltage <\/td>\n<\/tr>\n
264<\/td>\nTable 7-7 Sequence Description for Decreasing the Voltage <\/td>\n<\/tr>\n
265<\/td>\n7.3.8 Decreasing the Voltage and the Current
Figure 7-22 Transition Diagram for Decreasing the Voltage and the Current <\/td>\n<\/tr>\n
266<\/td>\nTable 7-8 Sequence Description for Decreasing the Voltage and the Current <\/td>\n<\/tr>\n
267<\/td>\n7.3.9 Sink Requested Power Role Swap
Figure 7-23 Transition Diagram for a Sink Requested Power Role Swap <\/td>\n<\/tr>\n
268<\/td>\nTable 7-9 Sequence Description for a Sink Requested Power Role Swap <\/td>\n<\/tr>\n
270<\/td>\n7.3.10 Source Requested Power Role Swap
Figure 7-24 Transition Diagram for a Source Requested Power Role Swap <\/td>\n<\/tr>\n
271<\/td>\nTable 7-10 Sequence Description for a Source Requested Power Role Swap <\/td>\n<\/tr>\n
273<\/td>\n7.3.11 GotoMin Current Decrease
Figure 7-25 Transition Diagram for a GotoMin Current Decrease <\/td>\n<\/tr>\n
274<\/td>\nTable 7-11 Sequence Description for a GotoMin Current Decrease <\/td>\n<\/tr>\n
275<\/td>\n7.3.12 Source Initiated Hard Reset
Figure 7-26 Transition Diagram for a Source Initiated Hard Reset <\/td>\n<\/tr>\n
276<\/td>\nTable 7-12 Sequence Description for a Source Initiated Hard Reset <\/td>\n<\/tr>\n
277<\/td>\n7.3.13 Sink Initiated Hard Reset
Figure 7-27 Transition Diagram for a Sink Initiated Hard Reset <\/td>\n<\/tr>\n
278<\/td>\nTable 7-13 Sequence Description for a Sink Initiated Hard Reset <\/td>\n<\/tr>\n
279<\/td>\n7.3.14 No change in Current or Voltage
Figure 7-28 Transition Diagram for no change in Current or Voltage <\/td>\n<\/tr>\n
280<\/td>\nTable 7-14 Sequence Description for no change in Current or Voltage <\/td>\n<\/tr>\n
281<\/td>\n7.3.15 Fast Role Swap
Figure 7-29 Transition Diagram for Fast Role Swap <\/td>\n<\/tr>\n
282<\/td>\nTable 7-15 Sequence Description for Fast Role Swap <\/td>\n<\/tr>\n
283<\/td>\n7.3.16 Increasing the Programmable Power Supply Voltage
Figure 7-30 Transition Diagram for Increasing the Programmable Power Supply Voltage <\/td>\n<\/tr>\n
284<\/td>\nTable 7-16 Sequence Description for Increasing the Programmable Power Supply Voltage <\/td>\n<\/tr>\n
285<\/td>\n7.3.17 Decreasing the Programmable Power Supply Voltage
Figure 7-31 Transition Diagram for Decreasing the Programmable Power Supply Voltage <\/td>\n<\/tr>\n
286<\/td>\nTable 7-17 Sequence Description for Decreasing the Programmable Power Supply Voltage <\/td>\n<\/tr>\n
287<\/td>\n7.3.18 Changing the Source PDO or APDO
Figure 7-32 Transition Diagram for Changing the Source PDO or APDO <\/td>\n<\/tr>\n
288<\/td>\nTable 7-18 Sequence Description for Changing the Source PDO or APDO <\/td>\n<\/tr>\n
289<\/td>\n7.4 Electrical Parameters
7.4.1 Source Electrical Parameters
Table 7-19 Source Electrical Parameters <\/td>\n<\/tr>\n
293<\/td>\n7.4.2 Sink Electrical Parameters
Table 7-20 Sink Electrical Parameters <\/td>\n<\/tr>\n
294<\/td>\n7.4.3 Common Electrical Parameters
Table 7-21 Common Source\/Sink Electrical Parameters <\/td>\n<\/tr>\n
296<\/td>\n8 Device Policy
8.1 Overview
8.2 Device Policy Manager <\/td>\n<\/tr>\n
297<\/td>\n8.2.1 Capabilities
8.2.2 System Policy
8.2.3 Control of Source\/Sink <\/td>\n<\/tr>\n
298<\/td>\n8.2.4 Cable Detection
8.2.5 Managing Power Requirements <\/td>\n<\/tr>\n
300<\/td>\n8.2.6 Use of \u201cUnconstrained Power\u201d bit with Batteries and AC supplies <\/td>\n<\/tr>\n
301<\/td>\nFigure 8-1 Example of daisy chained displays <\/td>\n<\/tr>\n
302<\/td>\n8.2.7 Interface to the Policy Engine <\/td>\n<\/tr>\n
303<\/td>\n8.3 Policy Engine
8.3.1 Introduction
8.3.2 Atomic Message Sequence Diagrams <\/td>\n<\/tr>\n
304<\/td>\nFigure 8-2 Basic Message Exchange (Successful)
Table 8-1 Basic Message Flow <\/td>\n<\/tr>\n
305<\/td>\nFigure 8-3 Basic Message flow indicating possible errors
Table 8-2 Potential issues in Basic Message Flow <\/td>\n<\/tr>\n
306<\/td>\nFigure 8-4 Basic Message Flow with Bad CRC followed by a Retry
Table 8-3 Basic Message Flow with CRC failure <\/td>\n<\/tr>\n
307<\/td>\nTable 8-4 Interruptible and Non-interruptible AMS <\/td>\n<\/tr>\n
309<\/td>\nFigure 8-5 Successful Power Negotiation
Table 8-5 Steps for a successful Power Negotiation <\/td>\n<\/tr>\n
313<\/td>\nFigure 8-6 Successful GotoMin operation
Table 8-6 Steps for a GotoMin Negotiation <\/td>\n<\/tr>\n
315<\/td>\nFigure 8-7 Soft Reset
Table 8-7 Steps for a Soft Reset <\/td>\n<\/tr>\n
318<\/td>\nFigure 8-8 Source initiated Hard Reset <\/td>\n<\/tr>\n
319<\/td>\nTable 8-8 Steps for Source initiated Hard Reset <\/td>\n<\/tr>\n
321<\/td>\nFigure 8-9 Sink Initiated Hard Reset <\/td>\n<\/tr>\n
322<\/td>\nTable 8-9 Steps for Sink initiated Hard Reset <\/td>\n<\/tr>\n
324<\/td>\nFigure 8-10 Source initiated reset – Sink long reset <\/td>\n<\/tr>\n
325<\/td>\nTable 8-10 Steps for Source initiated Hard Reset \u2013 Sink long reset <\/td>\n<\/tr>\n
328<\/td>\nFigure 8-11 Successful Power Role Swap Sequence Initiated by the Source <\/td>\n<\/tr>\n
329<\/td>\nTable 8-11 Steps for a Successful Source Initiated Power Role Swap Sequence <\/td>\n<\/tr>\n
333<\/td>\nFigure 8-12 Successful Power Role Swap Sequence Initiated by the Sink <\/td>\n<\/tr>\n
334<\/td>\nTable 8-12 Steps for a Successful Sink Initiated Power Role Swap Sequence <\/td>\n<\/tr>\n
338<\/td>\nFigure 8-13 Successful Fast Role Swap Sequence <\/td>\n<\/tr>\n
339<\/td>\nTable 8-13 Steps for a Successful Fast Role Swap Sequence <\/td>\n<\/tr>\n
342<\/td>\nFigure 8-14 Data Role Swap, UFP operating as Sink initiates <\/td>\n<\/tr>\n
343<\/td>\nTable 8-14 Steps for Data Role Swap, UFP operating as Sink initiates <\/td>\n<\/tr>\n
345<\/td>\nFigure 8-15 Data Role Swap, UFP operating as Source initiates <\/td>\n<\/tr>\n
346<\/td>\nTable 8-15 Steps for Data Role Swap, UFP operating as Source initiates <\/td>\n<\/tr>\n
348<\/td>\nFigure 8-16 Data Role Swap, DFP operating as Source initiates <\/td>\n<\/tr>\n
349<\/td>\nTable 8-16 Steps for Data Role Swap, DFP operating as Source initiates <\/td>\n<\/tr>\n
351<\/td>\nFigure 8-17 Data Role Swap, DFP operating as Sink initiates <\/td>\n<\/tr>\n
352<\/td>\nTable 8-17 Steps for Data Role Swap, DFP operating as Sink initiates <\/td>\n<\/tr>\n
354<\/td>\nFigure 8-18 Source to Sink Vconn Source Swap <\/td>\n<\/tr>\n
355<\/td>\nTable 8-18 Steps for Source to Sink Vconn Source Swap <\/td>\n<\/tr>\n
357<\/td>\nFigure 8-19 Sink to Source Vconn Source Swap <\/td>\n<\/tr>\n
358<\/td>\nTable 8-19 Steps for Sink to Source Vconn Source Swap <\/td>\n<\/tr>\n
360<\/td>\nFigure 8-20 Source Alert to Sink
Table 8-20 Steps for Source Alert to Sink <\/td>\n<\/tr>\n
362<\/td>\nFigure 8-21 Sink Alert to Source
Table 8-21 Steps for Sink Alert to Source <\/td>\n<\/tr>\n
364<\/td>\nFigure 8-22 Sink Gets Source Status
Table 8-22 Steps for a Sink getting Source status Sequence <\/td>\n<\/tr>\n
366<\/td>\nFigure 8-23 Source Gets Sink Status
Table 8-23 Steps for a Source getting Sink status Sequence <\/td>\n<\/tr>\n
368<\/td>\nFigure 8-24 Sink Gets Source PPS Status
Table 8-24 Steps for a Sink getting Source PPS status Sequence <\/td>\n<\/tr>\n
370<\/td>\nFigure 8-25 Sink Gets Source\u2019s Capabilities
Table 8-25 Steps for a Sink getting Source capabilities Sequence <\/td>\n<\/tr>\n
372<\/td>\nFigure 8-26 Dual-Role Source Gets Dual-Role Sink\u2019s Capabilities as a Source
Table 8-26 Steps for a Dual-Role Source getting Dual-Role Sink\u2019s capabilitiesas a Source Sequence <\/td>\n<\/tr>\n
374<\/td>\nFigure 8-27 Source Gets Sink\u2019s Capabilities
Table 8-27 Steps for a Source getting Sink capabilities Sequence <\/td>\n<\/tr>\n
376<\/td>\nFigure 8-28 Dual-Role Sink Gets Dual-Role Source\u2019s Capabilities as a Sink
Table 8-28 Steps for a Dual-Role Sink getting Dual-Role Source capabilities as a Sink Sequence <\/td>\n<\/tr>\n
378<\/td>\nFigure 8-29 Sink Gets Source\u2019s Extended Capabilities
Table 8-29 Steps for a Sink getting Source extended capabilities Sequence <\/td>\n<\/tr>\n
380<\/td>\nFigure 8-30 Dual-Role Source Gets Dual-Role Sink\u2019s Extended Capabilities
Table 8-30 Steps for a Dual-Role Source getting Dual-Role Sink extended capabilities Sequence <\/td>\n<\/tr>\n
382<\/td>\nFigure 8-31 Sink Gets Source\u2019s Battery Capabilities
Table 8-31 Steps for a Sink getting Source Battery capabilities Sequence <\/td>\n<\/tr>\n
384<\/td>\nFigure 8-32 Source Gets Sink\u2019s Battery Capabilities
Table 8-32 Steps for a Source getting Sink Battery capabilities Sequence <\/td>\n<\/tr>\n
386<\/td>\nFigure 8-33 Sink Gets Source\u2019s Battery Status
Table 8-33 Steps for a Sink getting Source Battery status Sequence <\/td>\n<\/tr>\n
388<\/td>\nFigure 8-34 Source Gets Sink\u2019s Battery Status
Table 8-34 Steps for a Source getting Sink Battery status Sequence <\/td>\n<\/tr>\n
390<\/td>\nFigure 8-35 Source Gets Sink\u2019s Port Manufacturer Information
Table 8-35 Steps for a Source getting Sink\u2019s Port Manufacturer information Sequence <\/td>\n<\/tr>\n
392<\/td>\nFigure 8-36 Sink Gets Source\u2019s Port Manufacturer Information
Table 8-36 Steps for a Source getting Sink\u2019s Port Manufacturer information Sequence <\/td>\n<\/tr>\n
394<\/td>\nFigure 8-37 Source Gets Sink\u2019s Battery Manufacturer Information
Table 8-37 Steps for a Source getting Sink\u2019s Battery Manufacturer information Sequence <\/td>\n<\/tr>\n
396<\/td>\nFigure 8-38 Sink Gets Source\u2019s Battery Manufacturer Information
Table 8-38 Steps for a Source getting Sink\u2019s Battery Manufacturer information Sequence <\/td>\n<\/tr>\n
398<\/td>\nFigure 8-39 Vconn Source Gets Cable Plug\u2019s Manufacturer Information
Table 8-39 Steps for a Vconn Source getting Sink\u2019s Port Manufacturer information Sequence <\/td>\n<\/tr>\n
400<\/td>\nFigure 8-40 Source Gets Sink\u2019s Country Codes
Table 8-40 Steps for a Source getting Country Codes Sequence <\/td>\n<\/tr>\n
402<\/td>\nFigure 8-41 Sink Gets Source\u2019s Country Codes
Table 8-41 Steps for a Source getting Sink\u2019s Country Codes Sequence <\/td>\n<\/tr>\n
404<\/td>\nFigure 8-42 Vconn Source Gets Cable Plug\u2019s Country Codes
Table 8-42 Steps for a Vconn Source getting Sink\u2019s Country Codes Sequence <\/td>\n<\/tr>\n
406<\/td>\nFigure 8-43 Source Gets Sink\u2019s Country Information
Table 8-43 Steps for a Source getting Country Information Sequence <\/td>\n<\/tr>\n
408<\/td>\nFigure 8-44 Sink Gets Source\u2019s Country Information
Table 8-44 Steps for a Source getting Sink\u2019s Country Information Sequence <\/td>\n<\/tr>\n
410<\/td>\nFigure 8-45 Vconn Source Gets Cable Plug\u2019s Country Information
Table 8-45 Steps for a Vconn Source getting Sink\u2019s Country Information Sequence <\/td>\n<\/tr>\n
412<\/td>\nFigure 8-46 Source requests security exchange with Sink
Table 8-46 Steps for a Source requesting a security exchange with a Sink Sequence <\/td>\n<\/tr>\n
414<\/td>\nFigure 8-47 Sink requests security exchange with Source
Table 8-47 Steps for a Sink requesting a security exchange with a Source Sequence <\/td>\n<\/tr>\n
416<\/td>\nFigure 8-48 Vconn Source requests security exchange with Cable Plug
Table 8-48 Steps for a Vconn Source requesting a security exchange with a Cable Plug Sequence <\/td>\n<\/tr>\n
418<\/td>\nFigure 8-49 Source requests firmware update exchange with Sink
Table 8-49 Steps for a Source requesting a firmware update exchange with a Sink Sequence <\/td>\n<\/tr>\n
420<\/td>\nFigure 8-50 Sink requests firmware update exchange with Source
Table 8-50 Steps for a Sink requesting a firmware update exchange with a Source Sequence <\/td>\n<\/tr>\n
422<\/td>\nFigure 8-51 Vconn Source requests firmware update exchange with Cable Plug
Table 8-51 Steps for a Vconn Source requesting a firmware update exchange with a Cable Plug Sequence <\/td>\n<\/tr>\n
424<\/td>\nFigure 8-52 DFP to UFP Discover Identity
Table 8-52 Steps for DFP to UFP Discover Identity <\/td>\n<\/tr>\n
426<\/td>\nFigure 8-53 Source Port to Cable Plug Discover Identity
Table 8-53 Steps for Source Port to Cable Plug Discover Identity <\/td>\n<\/tr>\n
429<\/td>\nFigure 8-54 DFP to Cable Plug Discover Identity
Table 8-54 Steps for DFP to Cable Plug Discover Identity <\/td>\n<\/tr>\n
432<\/td>\nFigure 8-55 DFP to UFP Enter Mode
Table 8-55 Steps for DFP to UFP Enter Mode <\/td>\n<\/tr>\n
434<\/td>\nFigure 8-56 DFP to UFP Exit Mode
Table 8-56 Steps for DFP to UFP Exit Mode <\/td>\n<\/tr>\n
436<\/td>\nFigure 8-57 DFP to Cable Plug Enter Mode <\/td>\n<\/tr>\n
437<\/td>\nTable 8-57 Steps for DFP to Cable Plug Enter Mode <\/td>\n<\/tr>\n
439<\/td>\nFigure 8-58 DFP to Cable Plug Exit Mode
Table 8-58 Steps for DFP to Cable Plug Exit Mode <\/td>\n<\/tr>\n
442<\/td>\nFigure 8-59 UFP to DFP Attention
Table 8-59 Steps for UFP to DFP Attention <\/td>\n<\/tr>\n
444<\/td>\nFigure 8-60 BIST Carrier Mode Test <\/td>\n<\/tr>\n
445<\/td>\nTable 8-60 Steps for BIST Carrier Mode Test <\/td>\n<\/tr>\n
446<\/td>\nFigure 8-61 BIST Test Data Test <\/td>\n<\/tr>\n
447<\/td>\nTable 8-61 Steps for BIST Test Data Test <\/td>\n<\/tr>\n
449<\/td>\n8.3.3 State Diagrams
Figure 8-62 Outline of States
Figure 8-63 References to states <\/td>\n<\/tr>\n
450<\/td>\nFigure 8-64 Example of state reference with conditions
Figure 8-65 Example of state reference with the same entry and exit <\/td>\n<\/tr>\n
451<\/td>\nFigure 8-66 Source Port Policy Engine State Diagram <\/td>\n<\/tr>\n
458<\/td>\nFigure 8-67 Sink Port State Diagram <\/td>\n<\/tr>\n
463<\/td>\nFigure 8-68 Source Port Soft Reset and Protocol Error State Diagram <\/td>\n<\/tr>\n
464<\/td>\nFigure 8-69 Sink Port Soft Reset and Protocol Error Diagram <\/td>\n<\/tr>\n
466<\/td>\nFigure 8-70 Source Port Not Supported Message State Diagram <\/td>\n<\/tr>\n
467<\/td>\nFigure 8-71 Sink Port Not Supported Message State Diagram <\/td>\n<\/tr>\n
468<\/td>\nFigure 8-72 Source Port Ping State Diagram
Figure 8-73 Source Port Source Alert State Diagram <\/td>\n<\/tr>\n
469<\/td>\nFigure 8-74 Sink Port Source Alert State Diagram
Figure 8-75 Sink Port Sink Alert State Diagram
Figure 8-76 Source Port Sink Alert State Diagram <\/td>\n<\/tr>\n
470<\/td>\nFigure 8-77 Sink Port Get Source Capabilities Extended State Diagram
Figure 8-78 Source Give Source Capabilities Extended State Diagram <\/td>\n<\/tr>\n
471<\/td>\nFigure 8-79 Sink Port Get Source Status State Diagram
Figure 8-80 Source Give Source Status State Diagram <\/td>\n<\/tr>\n
472<\/td>\nFigure 8-81 Source Port Get Sink Status State Diagram
Figure 8-82 Sink Give Sink Status State Diagram <\/td>\n<\/tr>\n
473<\/td>\nFigure 8-83 Sink Port Get Source PPS Status State Diagram
Figure 8-84 Source Give Source PPS Status State Diagram <\/td>\n<\/tr>\n
474<\/td>\nFigure 8-85 Get Battery Capabilities State Diagram <\/td>\n<\/tr>\n
475<\/td>\nFigure 8-86 Give Battery Capabilities State Diagram
Figure 8-87 Get Battery Status State Diagram <\/td>\n<\/tr>\n
476<\/td>\nFigure 8-88 Give Battery Status State Diagram
Figure 8-89 Get Manufacturer Information State Diagram <\/td>\n<\/tr>\n
477<\/td>\nFigure 8-90 Give Manufacturer Information State Diagram
Figure 8-91 Get Country Codes State Diagram <\/td>\n<\/tr>\n
478<\/td>\nFigure 8-92 Give Country Codes State Diagram
Figure 8-93 Get Country Information State Diagram <\/td>\n<\/tr>\n
479<\/td>\nFigure 8-94 Give Country Information State Diagram
Figure 8-95 Send security request State Diagram <\/td>\n<\/tr>\n
480<\/td>\nFigure 8-96 Send security response State Diagram
Figure 8-97 Security response received State Diagram <\/td>\n<\/tr>\n
481<\/td>\nFigure 8-98 Send firmware update request State Diagram
Figure 8-99 Send firmware update response State Diagram <\/td>\n<\/tr>\n
482<\/td>\nFigure 8-100 Firmware update response received State Diagram <\/td>\n<\/tr>\n
483<\/td>\nFigure 8-101: DFP to UFP Data Role Swap State Diagram <\/td>\n<\/tr>\n
485<\/td>\nFigure 8-102: UFP to DFP Data Role Swap State Diagram <\/td>\n<\/tr>\n
488<\/td>\nFigure 8-103: Dual-Role Port in Source to Sink Power Role Swap State Diagram <\/td>\n<\/tr>\n
491<\/td>\nFigure 8-104: Dual-role Port in Sink to Source Power Role Swap State Diagram <\/td>\n<\/tr>\n
494<\/td>\nFigure 8-105: Dual-Role Port in Source to Sink Fast Role Swap State Diagram <\/td>\n<\/tr>\n
497<\/td>\nFigure 8-106: Dual-role Port in Sink to Source Fast Role Swap State Diagram <\/td>\n<\/tr>\n
499<\/td>\nFigure 8-107 Dual-Role (Source) Get Source Capabilities diagram
Figure 8-108 Dual-Role (Source) Give Sink Capabilities diagram <\/td>\n<\/tr>\n
500<\/td>\nFigure 8-109 Dual-Role (Sink) Get Sink Capabilities State Diagram <\/td>\n<\/tr>\n
501<\/td>\nFigure 8-110 Dual-Role (Sink) Give Source Capabilities State Diagram
Figure 8-111 Dual-Role (Source) Get Source Capabilities Extended State Diagram <\/td>\n<\/tr>\n
502<\/td>\nFigure 8-112 Dual-Role (Source) Give Sink Capabilities diagram <\/td>\n<\/tr>\n
503<\/td>\nFigure 8-113 VCONN Swap State Diagram <\/td>\n<\/tr>\n
506<\/td>\nFigure 8-114 Initiator to Port VDM Discover Identity State Diagram <\/td>\n<\/tr>\n
507<\/td>\nFigure 8-115 Initiator VDM Discover SVIDs State Diagram <\/td>\n<\/tr>\n
508<\/td>\nFigure 8-116 Initiator VDM Discover Modes State Diagram <\/td>\n<\/tr>\n
509<\/td>\nFigure 8-117 Initiator VDM Attention State Diagram
Figure 8-118 Responder Structured VDM Discover Identity State Diagram <\/td>\n<\/tr>\n
510<\/td>\nFigure 8-119 Responder Structured VDM Discover SVIDs State Diagram <\/td>\n<\/tr>\n
511<\/td>\nFigure 8-120 Responder Structured VDM Discover Modes State Diagram <\/td>\n<\/tr>\n
512<\/td>\nFigure 8-121 Receiving a Structured VDM Attention State Diagram <\/td>\n<\/tr>\n
513<\/td>\nFigure 8-122 DFP VDM Mode Entry State Diagram <\/td>\n<\/tr>\n
514<\/td>\nFigure 8-123 DFP VDM Mode Exit State Diagram <\/td>\n<\/tr>\n
515<\/td>\nFigure 8-124 UFP Structured VDM Enter Mode State Diagram <\/td>\n<\/tr>\n
516<\/td>\nFigure 8-125 UFP Structured VDM Exit Mode State Diagram <\/td>\n<\/tr>\n
517<\/td>\nFigure 8-126 Cable Ready VDM State Diagram
Figure 8-127 Cable Plug Soft Reset State Diagram <\/td>\n<\/tr>\n
518<\/td>\nFigure 8-128 Cable Plug Hard Reset State Diagram <\/td>\n<\/tr>\n
519<\/td>\nFigure 8-129 DFP Soft Reset or Cable Reset of a Cable Plug State Diagram <\/td>\n<\/tr>\n
520<\/td>\nFigure 8-130 UFP Source Soft Reset of a Cable Plug State Diagram <\/td>\n<\/tr>\n
521<\/td>\nFigure 8-131 Source Startup Structured VDM Discover Identity State Diagram <\/td>\n<\/tr>\n
523<\/td>\nFigure 8-132 Cable Plug Structured VDM Enter Mode State Diagram <\/td>\n<\/tr>\n
524<\/td>\nFigure 8-133 Cable Plug Structured VDM Exit Mode State Diagram <\/td>\n<\/tr>\n
525<\/td>\nFigure 8-134 BIST Carrier Mode State Diagram <\/td>\n<\/tr>\n
527<\/td>\nTable 8-62 Policy Engine States <\/td>\n<\/tr>\n
534<\/td>\n9 States and Status Reporting
9.1 Overview <\/td>\n<\/tr>\n
535<\/td>\nFigure 9-1 Example PD Topology <\/td>\n<\/tr>\n
537<\/td>\n9.1.1 PDUSB Device and Hub Requirements
Figure 9-2 Mapping of PD Topology to USB <\/td>\n<\/tr>\n
538<\/td>\n9.1.2 Mapping to USB Device States
Figure 9-3 USB Attached to USB Powered State Transition <\/td>\n<\/tr>\n
539<\/td>\nFigure 9-4 Any USB State to USB Attached State Transition (When operating as a Consumer)
Figure 9-5 Any USB State to USB Attached State Transition (When operating as a Provider) <\/td>\n<\/tr>\n
540<\/td>\n9.1.3 PD Software Stack
9.1.4 PDUSB Device Enumeration
Figure 9-6 Any USB State to USB Attached State Transition (After a USB Type-C Data Role Swap)
Figure 9-7 Software stack on a PD aware OS <\/td>\n<\/tr>\n
541<\/td>\nFigure 9-8 Enumeration of a PDUSB Device <\/td>\n<\/tr>\n
542<\/td>\n9.2 PD Specific Descriptors
9.2.1 USB Power Delivery Capability Descriptor
Table 9-1 USB Power Delivery Type Codes
Table 9-2 USB Power Delivery Capability Descriptor <\/td>\n<\/tr>\n
543<\/td>\n9.2.2 Battery Info Capability Descriptor <\/td>\n<\/tr>\n
544<\/td>\n9.2.3 PD Consumer Port Capability Descriptor
Table 9-4 PD Consumer Port Descriptor <\/td>\n<\/tr>\n
545<\/td>\n9.2.4 PD Provider Port Capability Descriptor
Table 9-5 PD Provider Port Descriptor <\/td>\n<\/tr>\n
546<\/td>\n9.3 PD Specific Requests and Events
9.3.1 PD Specific Requests
Table 9-6 PD Requests
Table 9-7 PD Request Codes
Table 9-8 PD Feature Selectors <\/td>\n<\/tr>\n
547<\/td>\n9.4 PDUSB Hub and PDUSB Peripheral Device Requests
9.4.1 GetBatteryStatus
Table 9-9 Battery Status Structure <\/td>\n<\/tr>\n
548<\/td>\n9.4.2 SetPDFeature <\/td>\n<\/tr>\n
549<\/td>\nTable 9-10 Battery Wake Mask
Table 9-11 Charging Policy Encoding <\/td>\n<\/tr>\n
551<\/td>\n10 Power Rules
10.1 Introduction
10.2 Source Power Rules
10.2.1 Source Power Rule Considerations
Table 10-1 Considerations for Sources <\/td>\n<\/tr>\n
552<\/td>\n10.2.2 Normative Voltages and Currents
Figure 10-1 Source Power Rule Illustration
Table 10-2 Normative Voltages and Currents <\/td>\n<\/tr>\n
553<\/td>\nFigure 10-2 Source Power Rule Example
Table 10-3 Fixed Supply PDO \u2013 Source 5V <\/td>\n<\/tr>\n
554<\/td>\nTable 10-4 Fixed Supply PDO \u2013 Source 9V
Table 10-5 Fixed Supply PDO \u2013 Source 15V
Table 10-6 Fixed Supply PDO \u2013 Source 20V <\/td>\n<\/tr>\n
555<\/td>\n10.2.3 Optional Voltages\/Currents
Table 10-7 Programmable Power Supply PDOs and APDOs based on the PDP <\/td>\n<\/tr>\n
556<\/td>\nTable 10-8 Programmable Power Supply Voltage Ranges <\/td>\n<\/tr>\n
557<\/td>\n10.2.4 Power sharing between ports
10.3 Sink Power Rules
10.3.1 Sink Power Rule Considerations
10.3.2 Normative Sink Rules
A. CRC calculation
A.1 C code example <\/td>\n<\/tr>\n
559<\/td>\nA.2 Table showing the full calculation over one Message <\/td>\n<\/tr>\n
560<\/td>\nB. PD Message Sequence Examples
B.1 External power B.1 is supplied downstream
Figure B1 External Power supplied downstream <\/td>\n<\/tr>\n
561<\/td>\nTable B1 External power is supplied downstream <\/td>\n<\/tr>\n
564<\/td>\nB.2 External power is supplied upstream
Figure B2 External Power supplied upstream <\/td>\n<\/tr>\n
565<\/td>\nTable B2 External power is supplied upstream <\/td>\n<\/tr>\n
572<\/td>\nB.3 Giving back power
Figure B3 Giving Back Power
Table B3 Giving back power <\/td>\n<\/tr>\n
585<\/td>\nC. VDM Command Examples
C.1 Discover Identity Example
Table C1 Discover Identity Command request from Initiator Example <\/td>\n<\/tr>\n
586<\/td>\nTable C2 Discover Identity Command response from Active Cable Responder Example <\/td>\n<\/tr>\n
587<\/td>\nTable C3 Discover Identity Command response from Hub Responder Example <\/td>\n<\/tr>\n
588<\/td>\nC.2 Discover SVIDs Example
Table C4 Discover SVIDs Command request from Initiator Example
Table C5 Discover SVIDs Command response from Responder Example <\/td>\n<\/tr>\n
590<\/td>\nC.3 Discover Modes Example
Table C6 Discover Modes Command request from Initiator Example
Table C7 Discover Modes Command response from Responder Example <\/td>\n<\/tr>\n
592<\/td>\nC.4 Enter Mode Example
Table C8 Enter Mode Command request from Initiator Example
Table C9 Enter Mode Command response from Responder Example <\/td>\n<\/tr>\n
593<\/td>\nTable C10 Enter Mode Command request from Initiator Example <\/td>\n<\/tr>\n
594<\/td>\nC.5 Exit Mode Example
Table C11 Exit Mode Command request from Initiator Example
Table C12 Exit Mode Command response from Responder Example <\/td>\n<\/tr>\n
596<\/td>\nC.6 Attention Example
Table C13 Attention Command request from Initiator Example
Table C14 Attention Command request from Initiator with additional VDO Example <\/td>\n<\/tr>\n
597<\/td>\nD. BMC Receiver Design Examples
D.1 Finite Difference Scheme
Figure D1 Circuit Block of BMC Finite Difference Receiver <\/td>\n<\/tr>\n
598<\/td>\nFigure D2 BMC AC and DC noise from VBUS at Power Sink
Figure D3 Sample BMC Signals (a) without [USB 2.0] SE0 Noise (b) with [USB 2.0] SE0 Noise <\/td>\n<\/tr>\n
599<\/td>\nFigure D4 Scaled BMC Signal Derivative with 50ns Sampling Rate (a) without [USB 2.0] Noise (b) with [USB 2.0] Noise
Figure D5 BMC Signal and Finite Difference Output with Various Time Steps <\/td>\n<\/tr>\n
600<\/td>\nD.2 Subtraction Scheme
Figure D6 Output of Finite Difference in dash line and Edge Detector in solid line
Figure D7 Noise Zone and Detect Zone of BMC Receiver <\/td>\n<\/tr>\n
601<\/td>\nFigure D8 Circuit Block of BMC Subtraction Receiver
Figure D9 (a) Output of LPF1 and LPF2 (b) Subtraction of LPF1 and LPF2 Output <\/td>\n<\/tr>\n
602<\/td>\nFigure D10 Output of the BMC LPF1 in blue dash curve and the Subtractor in red solid curve (a) at Power Source (b) at Power Sink <\/td>\n<\/tr>\n<\/table>\n","protected":false},"excerpt":{"rendered":"

Universal Serial Bus interfaces for data and power – Common components. USB Power Delivery Specification<\/b><\/p>\n\n\n\n\n
Published By<\/td>\nPublication Date<\/td>\nNumber of Pages<\/td>\n<\/tr>\n
BSI<\/b><\/a><\/td>\n2018<\/td>\n604<\/td>\n<\/tr>\n<\/tbody>\n<\/table>\n","protected":false},"featured_media":229363,"template":"","meta":{"rank_math_lock_modified_date":false,"ep_exclude_from_search":false},"product_cat":[2641],"product_tag":[],"class_list":{"0":"post-229359","1":"product","2":"type-product","3":"status-publish","4":"has-post-thumbnail","6":"product_cat-bsi","8":"first","9":"instock","10":"sold-individually","11":"shipping-taxable","12":"purchasable","13":"product-type-simple"},"_links":{"self":[{"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/product\/229359","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/product"}],"about":[{"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/types\/product"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/media\/229363"}],"wp:attachment":[{"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/media?parent=229359"}],"wp:term":[{"taxonomy":"product_cat","embeddable":true,"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/product_cat?post=229359"},{"taxonomy":"product_tag","embeddable":true,"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/product_tag?post=229359"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}