{"id":397226,"date":"2024-10-20T04:29:02","date_gmt":"2024-10-20T04:29:02","guid":{"rendered":"https:\/\/pdfstandards.shop\/product\/uncategorized\/ieee-1076c-2007-2\/"},"modified":"2024-10-26T08:16:32","modified_gmt":"2024-10-26T08:16:32","slug":"ieee-1076c-2007-2","status":"publish","type":"product","link":"https:\/\/pdfstandards.shop\/product\/publishers\/ieee\/ieee-1076c-2007-2\/","title":{"rendered":"IEEE 1076c-2007"},"content":{"rendered":"

Amendment Standard – Superseded. This amendment adds a simulation runtime application interface (VHDL Programming Interface or VHPI) to the existing base standard IEEE Std 1076-2002<\/p>\n

PDF Catalog<\/h4>\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n
PDF Pages<\/th>\nPDF Title<\/th>\n<\/tr>\n
1<\/td>\nIEEE Std 1076-2007 Front Cover <\/td>\n<\/tr>\n
3<\/td>\nIEEE Standard VHDL Language Reference Manual\u2014Amendment 1: Procedural Lanugage Application Interface <\/td>\n<\/tr>\n
4<\/td>\nAbstract\/Keywords <\/td>\n<\/tr>\n
6<\/td>\nIntroduction\/Disclaimer <\/td>\n<\/tr>\n
7<\/td>\nParticipants <\/td>\n<\/tr>\n
9<\/td>\nContents <\/td>\n<\/tr>\n
13<\/td>\n0. Overview of this standard
0.2 Structure and terminology of this standard <\/td>\n<\/tr>\n
15<\/td>\n1. Design entities and configurations
1.2 Architecture bodies <\/td>\n<\/tr>\n
17<\/td>\n2. Subprograms and packages
2.1 Subprogram declarations <\/td>\n<\/tr>\n
19<\/td>\n5. Specifications
5.1 Attribute specification <\/td>\n<\/tr>\n
21<\/td>\n6. Names
6.3 Selected names <\/td>\n<\/tr>\n
23<\/td>\n8. Sequential statements
8.5 Variable assignment statement <\/td>\n<\/tr>\n
25<\/td>\n9. Concurrent statements
9.6 Component instantiation statements <\/td>\n<\/tr>\n
29<\/td>\n10. Scope and visibility
10.1 Declarative region
10.2 Scope of declarations <\/td>\n<\/tr>\n
30<\/td>\n10.3 Visibility <\/td>\n<\/tr>\n
31<\/td>\n12. Elaboration and execution
12.1 Elaboration of a design hierarchy
12.3 Elaboration of a declarative part
12.4 Elaboration of a statement part <\/td>\n<\/tr>\n
32<\/td>\n12.5 Dynamic elaboration
12.6 Execution of a model <\/td>\n<\/tr>\n
43<\/td>\n15. VHDL Procedural Interface overview
15.1 Organization of the interface <\/td>\n<\/tr>\n
44<\/td>\n15.2 Capability sets <\/td>\n<\/tr>\n
46<\/td>\n15.3 Handles <\/td>\n<\/tr>\n
49<\/td>\n16. VHPI access functions
16.1 Information access functions <\/td>\n<\/tr>\n
51<\/td>\n16.2 Property access functions <\/td>\n<\/tr>\n
52<\/td>\n16.3 Access by name functions <\/td>\n<\/tr>\n
53<\/td>\n17. VHPI information model
17.1 Formal notation <\/td>\n<\/tr>\n
54<\/td>\n17.2 Class inheritance hierarchy
17.3 Name properties <\/td>\n<\/tr>\n
68<\/td>\n17.4 The stdUninstantiated package <\/td>\n<\/tr>\n
71<\/td>\n17.5 The stdHierarchy package <\/td>\n<\/tr>\n
80<\/td>\n17.6 The stdTypes package <\/td>\n<\/tr>\n
82<\/td>\n17.7 The stdExpr package <\/td>\n<\/tr>\n
86<\/td>\n17.8 The stdSpec package <\/td>\n<\/tr>\n
88<\/td>\n17.9 The stdSubprograms package <\/td>\n<\/tr>\n
90<\/td>\n17.10 The stdStmts package <\/td>\n<\/tr>\n
96<\/td>\n17.11 The stdConnectivity package <\/td>\n<\/tr>\n
100<\/td>\n17.12 The stdCallbacks package
17.13 The stdEngine package <\/td>\n<\/tr>\n
101<\/td>\n17.14 The stdForeign package
17.15 The stdMeta package <\/td>\n<\/tr>\n
103<\/td>\n17.16 The stdTool package <\/td>\n<\/tr>\n
104<\/td>\n17.17 Application contexts <\/td>\n<\/tr>\n
105<\/td>\n18. VHPI tool execution
18.1 Registration phase <\/td>\n<\/tr>\n
111<\/td>\n18.2 Analysis phase
18.3 Elaboration phase <\/td>\n<\/tr>\n
113<\/td>\n18.4 Initialization phase
18.5 Simulation phase
18.6 Save phase <\/td>\n<\/tr>\n
114<\/td>\n18.7 Restart phase
18.8 Reset phase <\/td>\n<\/tr>\n
115<\/td>\n18.9 Termination phase <\/td>\n<\/tr>\n
117<\/td>\n19. VHPI callbacks
19.1 Callback functions <\/td>\n<\/tr>\n
118<\/td>\n19.2 Callback reasons <\/td>\n<\/tr>\n
131<\/td>\n20. VHPI value access and update
20.1 Value structures and types <\/td>\n<\/tr>\n
135<\/td>\n20.2 Reading object values <\/td>\n<\/tr>\n
136<\/td>\n20.3 Formatting values <\/td>\n<\/tr>\n
137<\/td>\n20.4 Updating object values <\/td>\n<\/tr>\n
141<\/td>\n20.5 Scheduling transactions on drivers <\/td>\n<\/tr>\n
145<\/td>\n21. VHPI function reference
21.1 vhpi_assert <\/td>\n<\/tr>\n
146<\/td>\n21.2 vhpi_check_error <\/td>\n<\/tr>\n
148<\/td>\n21.3 vhpi_compare_handles <\/td>\n<\/tr>\n
149<\/td>\n21.4 vhpi_control <\/td>\n<\/tr>\n
151<\/td>\n21.5 vhpi_create <\/td>\n<\/tr>\n
153<\/td>\n21.6 vhpi_disable_cb
21.7 vhpi_enable_cb <\/td>\n<\/tr>\n
154<\/td>\n21.8 vhpi_format_value <\/td>\n<\/tr>\n
156<\/td>\n21.9 vhpi_get
21.10 vhpi_get_cb_info <\/td>\n<\/tr>\n
157<\/td>\n21.11 vhpi_get_data <\/td>\n<\/tr>\n
159<\/td>\n21.12 vhpi_get_foreignf_info <\/td>\n<\/tr>\n
160<\/td>\n21.13 vhpi_get_next_time <\/td>\n<\/tr>\n
161<\/td>\n21.14 vhpi_get_phys <\/td>\n<\/tr>\n
162<\/td>\n21.15 vhpi_get_real
21.16 vhpi_get_str <\/td>\n<\/tr>\n
163<\/td>\n21.17 vhpi_get_time <\/td>\n<\/tr>\n
164<\/td>\n21.18 vhpi_get_value <\/td>\n<\/tr>\n
165<\/td>\n21.19 vhpi_handle <\/td>\n<\/tr>\n
166<\/td>\n21.20 vhpi_handle_by_index <\/td>\n<\/tr>\n
168<\/td>\n21.21 vhpi_handle_by_name <\/td>\n<\/tr>\n
171<\/td>\n21.22 vhpi_is_printable
21.23 vhpi_iterator <\/td>\n<\/tr>\n
172<\/td>\n21.24 vhpi_printf <\/td>\n<\/tr>\n
173<\/td>\n21.25 vhpi_protected_call <\/td>\n<\/tr>\n
175<\/td>\n21.26 vhpi_put_data <\/td>\n<\/tr>\n
177<\/td>\n21.27 vhpi_put_value <\/td>\n<\/tr>\n
178<\/td>\n21.28 vhpi_register_cb <\/td>\n<\/tr>\n
180<\/td>\n21.29 vhpi_register_foreignf <\/td>\n<\/tr>\n
181<\/td>\n21.30 vhpi_release_handle <\/td>\n<\/tr>\n
182<\/td>\n21.31 vhpi_remove_cb
21.32 vhpi_scan <\/td>\n<\/tr>\n
183<\/td>\n21.33 vhpi_schedule_transaction <\/td>\n<\/tr>\n
187<\/td>\n21.34 vhpi_vprintf <\/td>\n<\/tr>\n
189<\/td>\nAnnex B (informative) Glossary <\/td>\n<\/tr>\n
195<\/td>\nAnnex F (informative) Bibliography <\/td>\n<\/tr>\n
197<\/td>\nAnnex G (normative) VHPI header file <\/td>\n<\/tr>\n
223<\/td>\nAnnex H (informative) Description of accompanying files <\/td>\n<\/tr>\n<\/table>\n","protected":false},"excerpt":{"rendered":"

IEEE Standard VHDL Language Reference Manual – Procedural Language Application Interface<\/b><\/p>\n\n\n\n\n
Published By<\/td>\nPublication Date<\/td>\nNumber of Pages<\/td>\n<\/tr>\n
IEEE<\/b><\/a><\/td>\n2007<\/td>\n226<\/td>\n<\/tr>\n<\/tbody>\n<\/table>\n","protected":false},"featured_media":397231,"template":"","meta":{"rank_math_lock_modified_date":false,"ep_exclude_from_search":false},"product_cat":[2644],"product_tag":[],"class_list":{"0":"post-397226","1":"product","2":"type-product","3":"status-publish","4":"has-post-thumbnail","6":"product_cat-ieee","8":"first","9":"instock","10":"sold-individually","11":"shipping-taxable","12":"purchasable","13":"product-type-simple"},"_links":{"self":[{"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/product\/397226","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/product"}],"about":[{"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/types\/product"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/media\/397231"}],"wp:attachment":[{"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/media?parent=397226"}],"wp:term":[{"taxonomy":"product_cat","embeddable":true,"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/product_cat?post=397226"},{"taxonomy":"product_tag","embeddable":true,"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/product_tag?post=397226"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}